vee1e/tflite-micro
1
0
Fork 0
mirror of https://github.com/vee1e/tflite-micro.git synced 2026-09-03 18:58:00 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions
mirror of https://github.com/vee1e/tflite-micro - Infrastructure to enable deployment of ML models to low-powe
340 commits 13 branches 0 tags 36 MiB
Find a file
TFLM-bot 5dfdc446b7
Automated sync from github.com/tensorflow/tensorflow (#573)
2021-10-05 21:15:28 +00:00
.github Add a hexagon build presubmit (#518) 2021-09-20 22:59:30 +00:00
ci Add features to cast, add slice, clean up split. (#568) 2021-10-04 15:33:41 -07:00
docs Groundwork to enable python format checks (via yapf) as part of the CI. (#314) 2021-07-22 21:21:00 +00:00
tensorflow Automated sync from github.com/tensorflow/tensorflow (#573) 2021-10-05 21:15:28 +00:00
third_party lstm:Cadence copyright update (#559) 2021-10-01 10:34:54 -07:00
.bazelrc
.clang-format
.gitignore gitignore all files and directories with google in the name. (#165) 2021-06-11 07:20:30 +00:00
AUTHORS
CODEOWNERS
CONTRIBUTING.md Update the docs (#516) 2021-09-16 12:36:02 -07:00
LICENSE
README.md Separated out the TFLM examples from the kernels and unit test builds. (#565) 2021-10-04 12:46:35 -07:00
WORKSPACE

README.md

TensorFlow Lite for Microcontrollers

TensorFlow Lite for Microcontrollers is a port of TensorFlow Lite designed to run machine learning models on DSPs, microcontrollers and other devices with limited memory.

Additional Links:

Build Status

Official Builds

Build Type Status
CI (Linux) CI
Code Sync Sync from Upstream TF

Community Supported TFLM Examples

This table captures platforms that TFLM has been ported to. Please see New Platform Support for additional documentation.

Platform Status
Arduino Arduino Antmicro
ESP32 ESP32
Sparkfun Edge Sparkfun Edge

Community Supported Kernels and Unit Tests

This is a list of targets that have optimized kernel implementations and/or run the TFLM unit tests using software emulation or instruction set simulators.

Build Type Status
Cortex-M Cortex-M
Hexagon Hexagon
RISC-V RISC-V
Xtensa Xtensa Xtensa

Contributing

See our contribution documentation.

Getting Help

A Github issue should be the primary method of getting in touch with the TensorFlow Lite Micro (TFLM) team.

The following resources may also be useful:

  1. SIG Micro email group and monthly meetings.

  2. SIG Micro gitter chat room.

  3. For questions that are not specific to inference with TFLM (for example model conversion and quantization) please use the following resources:

Additional Documentation

RFCs

  1. Pre-allocated tensors
  2. TensorFlow Lite for Microcontrollers Port of 16x8 Quantized Operators