mirror of https://github.com/vee1e/tflite-micro - Infrastructure to enable deployment of ML models to low-powe
Find a file
2026-05-21 22:05:29 +00:00
.github Fix (#3567) 2026-05-21 14:53:37 -07:00
ci No tensorflow 1 (#3546) 2026-05-06 18:31:12 +00:00
data/continuous_builds Automated binary size log update (#1256) 2022-07-21 19:43:44 +00:00
docs [Doc] Fix typos (#3446) 2026-02-11 17:18:49 +00:00
python No tensorflow 2 (#3548) 2026-05-06 21:17:46 +00:00
signal Bazel Module (#3364) 2026-02-11 14:11:47 -08:00
tensorflow Updated CMSIS_NN to the latest (6d9d61d) (#3565) 2026-05-21 22:05:29 +00:00
third_party [CI] Clean up bzl (#3478) 2026-02-12 14:05:54 -08:00
tools Bazel Module (#3364) 2026-02-11 14:11:47 -08:00
.bazelignore Added bazelignore (#3398) 2026-01-31 15:40:35 -08:00
.bazelrc +build:windows_ci --build_python_zip=false (#3462) 2026-02-12 09:33:55 -08:00
.bazelversion Bazel Module (#3364) 2026-02-11 14:11:47 -08:00
.clang-format
.editorconfig chore(editorconfig): add max_line_length for python files (#3225) 2025-10-17 10:00:56 -07:00
.gitignore build: add target to generate compiler_commands.json (#1658) 2023-01-13 05:13:47 +00:00
.style.yapf style: add .style.yapf to control yapf styling of Python code (#2709) 2024-10-02 18:36:01 +00:00
AUTHORS Add Arm Ltd to AUTHORS (#955) 2022-03-09 04:30:15 +00:00
BUILD Bazel Module (#3364) 2026-02-11 14:11:47 -08:00
CODEOWNERS Updated owners (#3195) 2025-09-22 10:03:58 -07:00
CONTRIBUTING.md [Doc] Fix typos (#3446) 2026-02-11 17:18:49 +00:00
debugging_output.md Adding ReadMe for Layer by Layer Debug Targets (#2305) 2023-11-28 22:06:25 +00:00
LICENSE
MODULE.bazel Bazel Module (#3364) 2026-02-11 14:11:47 -08:00
MODULE.bazel.lock Added MODULE.bazel.lock (#3460) 2026-02-12 09:08:58 -08:00
README.md [Doc] Fix typos (#3446) 2026-02-11 17:18:49 +00:00
SECURITY.md Add SECURITY.md 2022-10-12 18:09:30 +00:00
tflite_micro.py Bazel Module (#3364) 2026-02-11 14:11:47 -08:00

TensorFlow Lite for Microcontrollers

TensorFlow Lite for Microcontrollers is a port of TensorFlow Lite designed to run machine learning models on DSPs, microcontrollers and other devices with limited memory.

Additional Links:

Build Status

CI Status

Group Status
Core CI CI Sync
Targets Cortex-M RISC-V Hexagon Xtensa
Misc Generate Integration Test

Community Supported TFLM Examples

This table captures platforms that TFLM has been ported to. Please see New Platform Support for additional documentation.

Platform Status
Arduino Arduino Antmicro
Coral Dev Board Micro TFLM + EdgeTPU Examples for Coral Dev Board Micro
Espressif Systems Dev Boards ESP Dev Boards
Ingenic MIPS Boards Ingenic MIPS Boards
Renesas Boards TFLM Examples for Renesas Boards
Silicon Labs Dev Kits TFLM Examples for Silicon Labs Dev Kits
Sparkfun Edge Sparkfun Edge
Texas Instruments Dev Boards Texas Instruments Dev Boards

Contributing

See our contribution documentation.

Getting Help

A Github issue should be the primary method of getting in touch with the TensorFlow Lite Micro (TFLM) team.

The following resources may also be useful:

  1. SIG Micro email group and monthly meetings.

  2. SIG Micro gitter chat room.

  3. For questions that are not specific to TFLM, please consult the broader TensorFlow project, e.g.:

Additional Documentation

RFCs

  1. Pre-allocated tensors
  2. TensorFlow Lite for Microcontrollers Port of 16x8 Quantized Operators